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Abstract - Hydrogenated amorphous silicon thin film transistors 
have been used as switching elements in liquid crystal displays and 
large area matrix addressed sensor arrays. Later, these devices 
have also been used as analogue active elements in organic light 
emitting diode displays. However, this technology suffers from bias 
induced meta-stability. This issue introduces both threshold 
voltage and subthreshold slope shifts over time when gate bias is 
applied. Such instabilities jeopardize long term performance of 
circuits that rely on these components. Nevertheless, hydrogenated 
amorphous silicon thin film transistors present an exponential 
transfer characteristic when operating on subthreshold region and 
their typical power consumption is under 1 µW. This low power 
characteristic makes these devices ideally suited for low power 
electronic design. 
This work demonstrates, through transient analysis of a well-
established simulation model for hydrogenated amorphous silicon, 
the viability of thin film transistors technology to perform both 
analogue and digital functions. Hence, these structures may be 
used in both application fields. To this end, two different sets of 
analyses have been conducted with hydrogenated amorphous 
silicon based thin film transistors. The first set considers a driving 
circuit for an active matrix of organic light emitting diodes, biased 
in a way to minimize the “memory effect” (increasing shift on 
threshold voltage) due to long term operation. The second set of 
analyses were conducted upon the implementation of 
complementary output universal gates, namely NOR/OR and 
XNOR/XOR elements.   
 
Keywords: thin film transistors, hydrogenated amorphous 
silicon, AMOLED driving circuit, universal gates. 
I. INTRODUCTION 
The first thin film transistor (TFT) has been developed in 
Princeton, USA, at the RCA Laboratories (1962) and 
cadmium sulphide was the selected semiconductor for the 
active layer. This happened right after the first presentation, 
by Mohamed Atalla and Dawon Kahng, of the metal-oxide-
semiconductor field effect transistor (MOSFET) at the Solid-
State Device Conference, held at the Carnegie Mellon 
University, in 1960 [1]. Nevertheless, commercially 
successful TFTs were only obtained in the 1980s, when 
hydrogenated amorphous silicon (a-Si:H) was included as the 
active layer semiconductor [2]. 
A TFT is essentially a MOSFET (see Figure 1), only the 
semiconductor is deposited on an insulating substrate as a thin 
film layer for the former, as opposed to the bulk 
semiconductor body/substrate in conventional MOSFET. 
Moreover, bulk MOSFETs operate in the inversion mode and 
typical TFTs engage in the accumulation mode [3]. For 
comparison purposes, the semiconductor film thickness in 
TFTs ranges from 30-100 nm, though for single-crystal bulk 
silicon devices, the substrate depth usually is the silicon wafer 
thickness, spanning [4] from ~100 μm-1 mm. 
Figure 1 illustrates, in a) a standard MOSFET, in b) the 
silicon-on-insulator (SOI) technology often used devices and, 
in c), the TFT structure. The resemblance is evident, namely 
between c) (TFT) and b) (partially depleted SOI), for both 
operate with a floating semiconductor channel (i. e. the 
channel material does not extend over the whole substrate 
width). 
 
Figure 1 - SOI typical MOSFETs, a) and b), and TFT, c), structures. 
Hence, TFTs possess low leakage and good device 
isolation, better latch-up immunity, protection against 
radiation, low parasitic capacitances, reduced substrate noise 
and their architecture design simplicity requires no doped 
drain and source regions [5]. 
a-Si:H TFTs main disadvantage is their low charge carriers’ 
mobility. Amorphous semiconductors owe their low mobility 
to the transport of charge being dominated by thermally 
activated transport of localized charge carriers. Moreover, the 
mobility of carriers is directly related to the maximum current 
handling capacity and switching speed of the device. This 
may be concluded by comparing the I/V curves depicted on 
Figure 2 and Figure 3. Here, the simulated DC transfer curves 
of an off-the-shelf Si based MOSFET and an a-Si:H based 
TFT, obtained when considering identical drain currents, are 
presented.
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Figure 2 - I/V curves of an off-the-shelf MOSFET. 
As may be observed, the a-Si:H TFT graphic denotes a less 
abrupt transition on the subthreshold linear region of the I/V 
curve. This is due to the lower charge carriers’ mobility, 
which compromises the maximum driving current and 
switching capability for these devices. Nevertheless, using 
TFTs to drive application devices such as sensors and display 
arrays, where the required operating current and frequency 
are of some microamperes and a few kilohertz, this 
technology will be able to perform adequately. 
 
Figure 3 - I/V curve of an a-Si H based TFT for increasing Vds. 
a-Si:H TFTs have been intensively used in driving liquid 
crystal displays (LCDs) [3]. The commercial success of these 
display arrays has proportionated the study and development 
of evermore efficient TFTs throughout a myriad of 
applications in multidisciplinary fields such as bioelectronics, 
optoelectronics and more. Contemporaneous useful 
application areas for these devices are [6]: 
• Advanced large display arrays; 
• Sensor arrays; 
• RFID tags; 
• Other disposable electronics. 
In this article, the simulation of a-Si:H TFT devices has 
been conducted in the Automated Integrated Circuit 
Modelling Spice (AIM-SPICE) simulator [7], which has been 
configured with ASIA2, an a-Si:H TFT level 15 SPICE 
model [8]. This model consists on a set of equations and 
corresponding parameters that enable the analysis of the DC 
operating point, AC small signal, transient and steady state of 
a-Si:H based TFT devices. Namely in this model, the drain to 
source current is given by: 
 𝐼𝑑𝑠 = 𝐼𝑙𝑒𝑎𝑘𝑎𝑔𝑒 + 𝐼𝑎𝑏  (1) 
where, 
𝐼𝑎𝑏 = 𝑔𝑐ℎ𝑉𝑑𝑠𝑒(1 + 𝐿𝐴𝑀𝐵𝐷𝐴 ∗ 𝑉𝑑𝑠) (2) 
𝑔𝑐ℎ =
𝑔𝑐ℎ𝑖
1 + 𝑔𝑐ℎ𝑖(𝑅𝑆 + 𝑅𝐷)
 (3) 
































𝑁𝑐 = 3.0 ∙ 10
25 𝑚−3 (9) 
𝑉𝑒 =
2 ∙ 𝑉0 ∙ 𝑉𝑡ℎ𝑜


















𝑉𝑔𝑓𝑏 = 𝑉𝑔𝑠 − 𝑉𝐹𝐵 (13) 
𝑉𝑑𝑠𝑒 =
𝑉𝑑𝑠





𝑉𝑠𝑎𝑡𝑒 = 𝛼𝑠𝑎𝑡𝑉𝑔𝑡𝑒 (15) 













𝑉𝑔𝑡 = 𝑉𝑔𝑠 − 𝑉𝑇 (18) 
𝑉𝑇 = 𝑉𝑇𝑂 + 𝐾𝑉𝑇(𝑇𝐸𝑀𝑃 − 𝑇𝑁𝑂𝑀) (19) 
𝐼𝑙𝑒𝑎𝑘𝑎𝑔𝑒 = 𝐼ℎ𝑙 + 𝐼𝑚𝑖𝑛 (20) 
𝐼𝑚𝑖𝑛 = 𝑆𝐼𝐺𝑀𝐴0 ∙ 𝑉𝑑𝑠 (21) 
𝐼ℎ𝑙 = 𝐼𝑂𝐿 [𝑒𝑥𝑝 (
𝑉𝑑𝑠
𝑉𝐷𝑆𝐿
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𝑉𝑡ℎ = 𝑘𝐵 ∙
𝑇𝐸𝑀𝑃
𝑞⁄  (24) 
𝑉𝑡ℎ𝑜 = 𝑘𝐵 ∙
𝑇𝑁𝑂𝑀
𝑞⁄  (25) 
In previous equations, all capitalized acronyms are 
parameters that, once acquired from the actual physical 
device, may be input into the model to better describe and to 
assure realistic analysis of the outcome from simulations. 
Table 1 presents these acronyms along with the used values 
in our simulations and a brief description of each parameter. 
Table 1 - AIM-SPICE model ASIA2, level 15 parameters description. 
ALPHASAT Saturation modulation parameter 𝟎. 𝟔 
CGDO 
Gate-drain overlap capacitance 
per meter channel width 
0 𝐹/𝑚 
CGSO 
Gate-source overlap capacitance 
per meter channel width 
0 𝐹/𝑚 
DEF0 Dark Fermi level position 0.6 𝑒𝑉 
DELTA Transition width parameter 5 
EL 








Relative dielectric constant of 
substrate (𝜀𝑟  𝑜𝑓 𝑆𝑖𝑂2) 
3.9 
EPSI 
Relative dielectric constant of gate 
insulator (𝜀𝑟 𝑜𝑓 𝑆𝑖𝑂2) 
3.9 
GAMMA Power law mobility parameter 0.4 
GMIN Minimum density of deep states 1023 𝑚−3𝑒𝑉−1 
IOL Zero bias leakage current 3 × 10−14 𝐴 
KASAT 
Temperature coefficient of 
ALPHASAT 
0.006 1 ℃⁄  
KVT 
Threshold voltage temperature 
coefficient 
−0.036 V ℃⁄  
LAMBDA Output conductance parameter 0.0008 1 𝑉⁄  
M Knee shape parameter 2.5 
MUBAND Conduction band mobility 0.001 𝑚2 𝑉𝑠⁄  
RD Drain resistance 0 𝛺 
RS Source resistance 0 𝛺 
SIGMA0 





parameter (𝑇𝐸𝑀𝑃 = 300 °𝐾) 
27 ℃ 
TOX Thin-oxide thickness 10−7 𝑚 
V0 




Characteristic voltage for field 
effect mobility (determined by tail 
states) 
7.5 × 103 𝑉 
VDSL 
Hole leakage current drain voltage 
parameter 
7 𝑉 
VFB Flat band voltage −3 𝑉 
VGSL 
Hole leakage current gate voltage 
parameter 
7 𝑉 
VMIN Convergence parameter 0.3 𝑉 
VT0 Zero-bias threshold voltage 0 𝑉 
This model has three main categories of parameters, the 
geometrical and technological related, the localised and 
defect states related, and the simulation curves optimization 
related [9]. In the first category are included, the drain (RD) 
and source (RS) resistances, the overlap capacitances 
between gate and drain (CGDO), and gate and source 
(CGSO), the insulating oxide thickness (TOX), the dielectric 
permittivities of both substrate and insulator layers (EPS and 
EPSI, respectively) and the leakage current when at zero DC 
bias (IOL). In the simulations presented throughout this 
report, the AIM ASIA2 model default values were used for 








• IOL.  
The second category of parameters takes into account the 
distribution of localized (deep and tail) states and impurities 
of the a-Si:H channel, which include the undisturbed by 
external influences (voltage or radiation) Fermi level position 
(DEF0), the minimum density of deep states (GMIN) and 
their characteristic voltage (V0). The values assumed in the 
simulations were (AIM ASIA2 model default values): 
• DEF0 𝟎. 𝟔 𝑽; 
• GMIN 𝟏𝟎𝟐𝟑𝒎−𝟑𝒆𝑽−𝟏; 
• V0 𝟎. 𝟏𝟐 𝑽. 
For the third category of parameters, these are mainly 
extracted from a physical device through a process included 
in AIM-SPICE software and by the experimental 
interpretation of the curves obtained by the analysis of a given 
device. The simulations performed in this report have used 
the default values present in the AIM ASIA2 model, except 
when otherwise specified. 
These parameters include: 
• 𝜶𝒔𝒂𝒕 : - The saturation modulation parameter is 
temperature dependent and defines at which point 
gate saturation voltage takes place within the above 
threshold region. Equation (16) relates the saturation 
modulation (ALPHASAT) and its temperature 
coefficient (KASAT), together with the difference 
between the nominal (TNOM) and the external 
environment (TEMP) temperatures of the device. 
Equations (17,18,19) incorporate the influence of 
the zero-bias threshold voltage (VT0) and its 
temperature dependence, with the corresponding 
coefficient (KVT), into temperature dependent 
threshold voltage (𝑉𝑇) and, ultimately, into the 
effective gate voltage (𝑉𝑔𝑡𝑒). Here, VMIN is an 
algorithm convergence parameter and DELTA 
defines the amplitude of the forward subthreshold 
region, as the transition width parameter. Finally, 
equation (14) describes the effective drain source 
voltage (𝑉𝑑𝑠𝑒), where the sharpness of the knee 
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transition between the linear and saturation regions 
is given by M, the knee shape parameter. 
• 𝑽𝒂𝒂𝒕 : - The characteristic voltage for charge 
mobility in the field effect activated channel, which 
is temperature and tail states density dependent. 
Equation (23) relates this parameter with the 
characteristic voltage for charge mobility (VAA), 
affected by the influence of the gradient between the 
nominal (𝑉𝑡ℎ𝑜) and external (𝑉𝑡ℎ) temperatures on 
the field effect mobility (characterized by the ratio 
between its field effect activation energy (EMU) and 
power law gate dependence (GAMMA) 
parameters). 
The drain leakage current (𝑰𝒍𝒆𝒂𝒌𝒂𝒈𝒆) grows exponentially 
with the negative increase of gate-source voltage. According 
to [10], the current in the Poole-Frenkel region results from 
an accumulation of holes in the vicinity of the gate-drain 
overlap, which facilitates a conduction path in reverse 
direction. Equations (20, 21, 22) define this drain current by 
incorporating the influence of corresponding minimum 
current (SIGMA0), temperature and activation energy hole 
current (EL), and hole currents gate (VGSL), drain (VDSL) 
and zero-bias (IOL) voltages parameters. 
The above- and sub-threshold drain current (𝑰𝒂𝒃) considers 
previously referred equation (14), the effective drain source 
voltage (𝑉𝑑𝑠𝑒), a conductance parameter (𝑔𝑐ℎ) and an output 
conductance parameter (LAMBDA) that corresponds to the 
channel length modulation. The channel conductance (𝑔𝑐ℎ) 
depends on the intrinsic channel conductance (𝑔𝑐ℎ𝑖) and on 
the drain (RD), and source (RS) resistances. On its turn, the 
intrinsic channel conductance (𝑔𝑐ℎ𝑖) is influenced by the 
geometrical dimensions of the channel (W and L) and the 
mobility in the conduction band (MUBAND) affected by a 
parameter (𝑛𝑠)  that, ultimately, depends on the density of 
localized states in the channel (𝑁𝐶). 
II. PIXEL DRIVING CIRCUIT 
Research on active matrix organic light emitting devices 
(AMOLEDs) technology for advanced displays has been an 
area of intense study. This technology is able to provide thin 
and lightweight devices with wide viewing angle, fast 
reaction times and operating at low power. One of the main 
constraints concerning AMOLEDs is their lifetime when on 
normal operation. Figure 4 shows the TFT modelled behavior 
of threshold voltage over time and with temperature, of an 
SiO2 gate insulated a-Si:H TFT, on an inverted staggered 
configuration [9]. 
 
Figure 4 - TFT threshold voltage over time and with temperature. 
One must keep in mind that Figure 4 depicts a steady state 
bias stress applied to the TFT’s gate, drain and source, which 
is not the case when on normal AMOLED operation. When 
TFTs operate as such, their gate is pulsed with a very low 
duty-cycle (0.01% to 1%) which, consequently, results in 
much longer time periods of operation for a given threshold 
voltage shift. Moreover, the threshold voltage shifts with time 
predicted by Figure 4, are in a much smaller scale than the 
ones verified in OLEDs (0.7 V shift for a period of 3 hours at 
-10 V which is equivalent to the shift verified under identical 
forward biasing) [11]. 
Nevertheless, there have been reports stating that the 
driving scheme is a key element, when performance 
improving for these devices is intended. AMOLEDs can be 
driven either by a direct current (DC) or alternate current 
(AC) schemes. The former driving mode has been more 
extensively used than the latter, for it was initially considered 
one of the major advantages and features for these devices 
[12]. However, research on AC driving mode has also been 
conducted and promising results reporting an extended 
lifetime, have been published by several researchers. At the 
same time, it has been reported that a constant current driving 
mode achieves longer lifetimes than a constant voltage one 
[11]. 
In this work, a basic AC driving circuit is presented, and its 
operation is characterized through simulation. Specifically, 
this circuit operates as a pulse driving mode, combined with 
a reversed bias component to improve AMOLED lifetime. 
These two driving mode components should be able to assure 
better performance and accelerated recovery from 
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degradation. The basic pixel addressing circuit is depicted in 
Figure 5. 
 
Figure 5 - Basic pixel driving circuit. 
This circuit is essentially formed by four elements. 
Transistor T1, which is addressable through Vsel on Scan line, 
transistor T2 is a current source element, the OLED element 
and capacitor Cs. Current source behaviour-like is assured by 
biasing transistor T2 in saturation and this constant current 
drives the OLED element. The circuit operates as follows: 
- Current source T2 is controlled by data voltage Vdat. 
When T1 is turned on through Vsel, Vdat is transferred 
to the gate of T2 and stored across Cs which assures 
that the OLED pixel current/brightness is kept 
almost unaltered until the next frame period. 
The OLED pixel structure can be modelled by a diode in 
parallel with a capacitor, as represented in Figure 6: 
 
Figure 6 - OLED pixel equivalent circuit. 
Capacitance of an OLED small organic molecule and its 
associated polymeric diode depends on the area of the 
element and is approximately [12] 25 nF.cm-2. Thus, 
considering the assumed dimensions of 110 x 330 µm for one 
element of the pixel structure, the aperture capacitance will 
be ~9 pF. 
 
Figure 7 - OLED driving circuit. 
To compensate the influence of this capacitance and 
provide the AC operating mode capability, an extra capacitor, 
Crev=10 pF, and a reversing polarization, Vrev, are included. 
For previously mentioned and still not defined component Cs, 
1.5 pF has been the selected value, resulting on the circuit 
presented in Figure 7, which has been designed with the help 
of LTspiceXVII, a SPICE based physical simulator [13]. 
A. Circuit operation 
The purpose of this work is to demonstrate through 
simulation that an AMOLED might be AC driven by a-Si:H 
thin film transistors (TFTs). To this end, the AIM-SPICE 
analogic circuit simulator [7] with a precise a-Si:H TFT 
model has been utilized, after netlist importing from 
LTspiceXVII. 
Considering the circuit of Figure 7, where M1 and T2 are a-
Si:H TFTs with widths and lengths of 33x11 µm. If the 
magnitude and duration of Vrev pulse are large and long 
enough, the OLED pixel is reversely biased and its current is 
maintained, except for the duration of Vrev pulse when the 
current through the structure is decreased almost to zero. 
Thus, AC mode operation is guaranteed and simulation 
resulting waveforms are shown in Figure 8-10. 
 
Figure 8 - Vdat and Vrev waveforms. 
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Vdat is a train of 200 µs pulses with 1 ms period that emulates 
incoming data line. Vrev and Vsel are time synchronized pulses, 
both with 1 ms period and duration 60 µs; the former assures 
reverse/forward biasing to T2 and the latter mimics pixel 
addressing through the scan line. 
 
Figure 9 - Current through Vrev (confirming AC mode operation). 
Figure 9 shows the current that flows through the voltage 
supply Vrev. This bias is connected to the OLED pixel 
“cathode” end, thus current flowing through Vrev is the same 
current going through the OLED pixel. Observing the graphic 
of Figure 9, one is able to notice that the mean current value 
going through the OLED pixel over time is zero. This 
confirms OLED pixel AC mode operation which, combined 
with a reversed-bias voltage, is expected to improve OLED 
lifetime [11]. Transient response at the diode’s anode (VOLED) 
is depicted in Figure 10. Here, it is noticeable the reverse bias 
operation and that voltage amplitude remains almost 
unaltered until the end of the frame period, thus providing 
stability to OLED luminance. 
 
Figure 10 – VOLED waveform (voltage level is maintained throughout frame 
period). 
B. Four OLEDs AC mode driving 
This work refers to a basic driving circuit for AMOLEDs, 
thus the next step considered simulating an 1x4 matrix of 
OLEDs. The resulting four-pixel circuit is merely a repetition 
of the unit circuit and all characteristics and principles of 
operation remained the same. Figure 11 shows the 4-pixel 
driving circuit designed with the help of LTspiceXVII. 
 
Figure 11 - 1 x 4 AMOLED driving circuit. 
Next, a similar procedure as previously performed has been 
followed. Namely, exporting generated netlist to AIM-
SPICE, transistors M1-M4 and T1-T4 have been configured 
with ASIA2, an a-Si:H TFT level 15 SPICE model, and 
correspondent widths and lengths, and transient analysis has 
been performed. It is worth mentioning that, in this circuit, 
Vdat1 through Vdat4 are each delayed by 50 µs to emulate 
different timings on the data line for each pixel. The resulting 
waveforms at the “anode” end of each OLED are presented 
in Figure 12. 
 
Figure 12 - Pixel1 to pixel4 waveforms. 
Once more, one can observe that VOLED amplitude is 
maintained almost constant for the remaining of the frame 
period after reverse biasing is applied, assuring insignificant 
decrease on AMOLED pixels luminance. 
C. Digital elementary circuits 
Any logic gate, thus any logical function, can be reproduced 
by a number of universal logic gates [5]. These universal 
elements are either NOR or NAND gates. Hence, any 
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technology able to fulfil the logical requirements of one of 
these universal gates, ultimately is a technology capable of 
reproducing all logical functions. TFTs fabricated upon a-
Si:H based technology, may also be associated to reproduce 
the logical functionality of these universal logic gates. 
In this work we will be presenting first, an a-Si:H based 
TFT association that performs as a logic NOR/OR gate, 
followed by another TFT circuit which logical behavior is of 
an XNOR/XOR gate. Both these circuits were designed and 
simulated as mentioned before in previous section. Namely, 
circuits were designed with the help of LTspiceXVII [13], the 
generated netlist was exported to AIM-SPICE, all TFTs have 
been configured with ASIA2, an a-Si:H TFT level 15 SPICE 
model [8], and considering 23 µm and 400 µm for each 
device’s length and width, respectively. 
Because logic operation was the intended functionality, it is 
necessary that all TFTs operate in saturation. This requires 
the I-V curve knowledge for optimal operation point 
determination. Referring to Figure 3, where it is shown the a-
Si:H TFT drain to source current, as the gate to source voltage 
is iterated from -10 V to 30 V with increasing values of drain 
to source voltage, one may consider that saturation occurs for 
Vgs>10 V, for all simulated values of Vds. 
Then, by using LTspiceXVII, a NOR/OR gate has been 
designed. This circuit is depicted in Figure 13, where Va and 
Vb, and Out represent the logic gate inputs and output, 
respectively. Inputs rise and fall times were assumed to be 
100 µs, and capacitors C1 and C2 have been included to 
smoothen OR and NOR switching fluctuations. These 
capacitances were set empirically through a series of trial and 
error iterating attempts. 
 
Figure 13 - NOR/OR gate circuit implementation. 
To verify gate’s functionality, inputs Va and Vb were set 
according to Figure 14 (two square waves with different 
periods), with maximal amplitude of 15 V and raise/fall times 
of 100 µs. 
 
Figure 14 - Va and Vb inputs. 
Once more, transient analysis was executed for a time 
period of 15 ms and the results obtained are presented in 
Figure 15 and Figure 16. 
Figure 15 presents the voltage levels obtained at the gate 
node of M3 (see Figure 13), which is the outcome result of 
applying the conditions depicted in Figure 14 at Va and Vb 
input nodes. Similarly, Figure 16 shows the OR functionality 
that was obtained at the drain node of M3 (see Figure 13) 
under the same input conditions. 
Next, one more logic gate has been designed, simulated and 
analyzed. This time the evaluated element was a XOR/XNOR 
gate and the correspondent circuit implemented in AIM-
SPICE is depicted in Figure 17: 
 
Figure 15 - NOR waveform. 
 
Figure 16 - OR waveform. 
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Figure 17 - XNOR/XOR gate circuit implementation. 
The design of a XOR/XNOR gate requires both inverted 
and non-inverted inputs, hence the inclusion of inverters M6 
and M7 on the above circuit schematic. Also, inverter M5 
provides the complementary output functionality. 
The same procedure, as before with the NOR/OR gate, has 
been followed. Netlist from LTspiceXVII has been imported 
into AIM-SPICE and all TFTs have been configured with 
ASIA2, a level 15 a-Si:H model. At the input nodes, Va and 
Vb, were applied the same periodic square waves depicted in 
Figure 14. Again, transient analysis was conducted for a time 
duration of 15 ms and the results obtained are presented in 
Figure 18 for XNOR logic operation and in Figure 19 for 
XOR functionality. 
 
Figure 18 - XNOR waveform. 
XOR response shows better waveform stability and wider 
voltage differentiation between high- and low-level states, 
than XNOR response waveform. Nevertheless, the agreement 
between the presented waveforms and XNOR/XOR truth 
tables is evident, hence one may say that a-Si:H based TFTs 
are able to perform as a building block of more complex 
digital circuitry. 
 
Figure 19 - XOR waveform. 
TFTs based on a-Si:H technology may operate as the 
building blocks of digital and analogic circuitry, but their low 
mobility presents serious constraints for applications 
requiring fast operation. Once the frequency of operation 
starts increasing, these devices are not able to respond 
adequately, giving way to a drastic decrease in performance. 
To illustrate this behavior, the circuit implementation 
depicted in Figure 17 has been simulated with higher 
operating frequencies and the obtained results are presented 
next. 
Previous waveforms depicted on Figure 18 and Figure 19 
correspond to a maximum pulse frequency of 500 Hz at the 
input nodes. Figure 21 shows the waveforms obtained at the 
gate (XNOR) and drain (XOR) of m5 TFT, for an increase of 
an order of magnitude in the maximum operating frequency 
(5 kHz) performed at the Vb input, as presented in Figure 20. 
 
Figure 20 - Va and Vb (maxim frequency = 5 kHz) inputs. 
It is evident the difference in performance between Figure 
18 and Figure 19 and the correspondent waveforms obtained 
in Figure 21. The frequency increase induced a degraded 
response of the circuit, namely at the XNOR functionality. 
 
Figure 21 - XNOR and XOR waveforms at 5 kHZ maximum operating 
frequency. 
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Maximum operating frequency was further increased to 10 
kHz, resulting in the waveforms depicted in Figure 22. Again, 
there is a difference in performance when XNOR and XOR 
functionalities are compared. Although XOR functionality is 
still clearly present, XNOR waveforms denote lower 
response performance which limits the intended 
functionality. This distinction between XNOR and XOR 
performances may be minimized by decreasing the ohmic 
value of R1, nevertheless this happens at the expense of a 
reduction on the performance of XOR functionality (ringing 
increase after low-high edge transition). 
Looking at equations (1), (2), (3) and (4), one may see that 
the current Iab is directly related to the channel conductance 
gch which, on its turn, depends directly on the width (W) and 
inversely on the length (L) of the channel. All the other 
influential parameters are either intrinsic of the technology or 
dependent of the manufacturing process. Typically, the 
channel length (L) is set as a constant for a given fabrication 
process, which leaves only the width (W) of the a-Si:H 
channel as a designing variable, together with the gate and 
drain bias voltages, to try to improve the TFT device 
performance. 
 
Figure 22 - Va and Vb inputs, and XNOR/XOR waveforms at the maximum 
operating frequency of 10 kHz. 
As an end note for this section, we would like to add that 
previous circuits (NOR/OR and XNOR/XOR) are able to 
provide, within the frequency limits previously mentioned, 
complementary output functionality for they implement both 
logic gate and its logical complement functions. 
D. Fanout 
The fanout definition refers to the number of load gates, of 
identical design, that might be connected to the output of a 
driver gate. As a-Si:H TFT based logic gates require 
essentially no quiescent current to drive similar devices, in 
terms of static DC characteristics, the number of connected 
gates to one output is virtually infinite. However, when taking 
into consideration the propagation delay time, associated to 
logic level switching across a network of connected devices, 
such is not true anymore. 
When a driver gate changes states, it does so by 
charging/discharging the load capacitance. This functionality 
may be modelled by a current source (the driver) connected 
to a capacitive load (the connected device), as depicted in 
Figure 23a). As more devices are connected to the gate driver, 
as shown in Figure 23b), the load capacitance that must be 
charged/discharged increases. This places a limit on the 
number of connected gates to the same driver device, for the 
RC time constant of the circuit increases, which extends in 
time the charging/discharging cycles. 
 
Figure 23 - Capacitive load with a) single and with b) several connected 
devices. 













Load capacitance C is the summation of all (n) individual 
input gate capacitances and the driving current relates directly 
to the driver conductance. Hence, we may consider the 









This is so because the driving device current is controlled 
by the ratio, W/L (see equation (28), where µn is the mobility 
when at saturation, Cox is the capacitance created by the 
insulator layer (SiO2), Vgs is the gate to source voltage and  Vt 
is the threshold voltage), and the loading gate capacitance 
(see equation (29)) is directly related to the cross section, 



















AMOLEDs operating in a constant current driving mode 
have longer lifetimes than when operating in a constant 
voltage driving mode. By applying a reverse bias component 
together with current pulse driving, enabling OLED pixels to 
operate in AC driving mode, the expectations are to 
compensate for TFT’s threshold voltage deviation when on 
prolonged operation and, consequently, improve the lifetime 
of these devices. 
In the Pixel Driving Circuit section of this article, it has 
been demonstrated through analysis and simulations that 
AMOLED devices may be AC driven by a-Si:H TFTs, and 
consequently lengthen their lifetimes. Moreover, this may be 
achieved without compromising any OLED’s luminance for 
their voltage level remains almost constant after selection and 
for the rest of the frame period. 
Next followed the Digital elementary circuits section where 
it has been explored the feasibility of developing digital 
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circuitry with a-Si:H based TFTs as the building blocks. Any 
logic gate behavior may be reproduced by a number of 
universal gates. NAND and NOR gates are universal gates for 
they can implement any Boolean function by themselves (i. 
e. without the need of any other gate type). Hence, any 
technology able to implement one of these universal gates 
would be capable of reproducing any digital function. In this 
latter section, it has been demonstrated the capability of a-
Si:H TFT technology to design complex digital circuits for it 
has been implemented an OR and a XOR complementary 
output gates. Both gates logical behavior has successfully 
been validated through simulation and transient analysis. 
However, these circuits performance is highly affected by the 
operating frequency. The low charge mobility presented by 
these devices leads to poor performance for switching 
frequencies above 10 kHz. 
Moreover, we have included some background information 
about the Fanout associated to a-Si:H TFTs and both 
perspectives, static DC and dynamic, have been approached. 
We have also derived the equations to obtain the maximum 
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